



Sept -14

Dynamic RAM (DRAM)



1 DRAM cell.



SRAM
+ fast
+ dense

DRAM
- slow
++ very dense


LATCH
++ very fast
- bad

+ moderate power
- 6 Trans.


+ very power efficient.
+ (1 Trans + 1 cap)

- very bad
- bad (18 T)


D Flip-Flop.



NAND GATE $(A \text{ AND } B)$



logic




Adder
Subtractor

⋮



- | | |
|----------|-----------|
| <u>M</u> | <u>L</u> |
| - SRAM | Logic |
| - DRAM | Gates. |
| - LATCH | (OR, NOT, |
| | NAND, |
| | ---) |

Pipeline

1st Stage : Fetch




state




Stage 2.

a) Decode the 32 bits.




b) Register Access
(read values)




Stage 3.

Execute.



stage 4


Memory Access.



stage 5.

Writeback.

Write the result back to the register file.



(5 stage Pipeline).

TODO:

- 1) Take a look at chapter 4
- 2) Read the MIPS ISA
- 3) Understand the MIPS Instruction Format.